Set associative caches have fixed ways. Entire cache is enabled during cache operation. This paper proposes cache architecture mapping cache line to fixed cache way of mapped set. The address is mapped to set as in conventional set associative cache. The tag value of the mapped line is divided into blocks of size of number of cache ways. The average of maximum and minimum frequency of this division is the mapped way. The proposed model is simulated with SPEC2K benchmarks. The average memory access time degradation of 3.8% is seen over traditional set associative cache. The energy saving of 49% is observed in proposed model.
INTRODUCTION
Caches are of three kinds -direct mapped, set associative and fully associative [1, 2] . A cache block is placed in fixed set in direct mapped cache. It occupies any of w fixed ways in wway set associative cache. A cache block can be placed in any of n blocks in fully associative cache of n blocks. All cache ways are enabled in set associative cache during address mapping. Algorithms to enable selective cache ways are proposed in literature. An algorithm to selectively disable cache ways during modest activity resulting in energy saving for small degradation in performance is proposed in [3] . A method to predict a way and access directly in set associative cache is proposed in [5] . Energy is saved in this operation. Partial tag comparison of mapped set is proposed in [6] to save energy. The authors in [4] propose a method to perform tag comparison before cache access leading to single-cycle hit time. The author in [7] proposes an algorithm to enable cache ways selectively using next access time using profiling. If a match is found with next access time, the way is enabled else all cache ways of mapped set is enabled to place the line respecting the replacement policy of the cache. This paper proposes a cache architecture enabling one cache way in set associative cache architecture. An address is mapped into specific way. The line is mapped to a set as in set associative cache. The tag portion of the address is divided into blocks of size of number of cache ways. The average of most frequent way and least frequent way is the mapped way. This algorithm is simulated with SPEC2K benchmarks. Energy saving of 49% with degradation of 3.8% in average memory access time over traditional set associative cache of same size is observed.
The rest of paper is organized as follows. Section 2 gives motivation, section 3 proposed model, section 4 mathematical model of proposed model, section 5 simulation, section 6 conclusion, section 7 acknowledgments followed by references. } until (tagnumber !=0)
MOTIVATION
Choose i=(max+min)/2. Map the address to way-i.
Stop.
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According to above algorithm the addresses are mapped to way zero of sets 0,0,0,1,2,0,2 respectively. One way is enabled in this mapping. The total energy consumed is given by 7*[2*4* low
Assume high E =10J and low E =5J. The energy consumed in proposed algorithm from (2) is 7*[2*4*5+5]J=315J. An improvement of 43% in energy is observed. This is the motivation of this paper.
PROPOSED MODEL
Consider w-way set associative cache of S sets in level one of a system. Consider address a. Consider the following algorithm for address mapping of a.
1. Compute setnumber = a %S, tagnumber = a div S. The proposed model is depicted in Fig. 1 Figure1. Architecture of proposed model. An address a is mapped to a%s set. The function f maps to way. 
MATHEMATICAL ANALYSIS OF PROPOSED MODEL
The term in (3) indicates that all the cache ways are enabled during cache operation.
Consider the cache model proposed in section 3. The energy consumed in this case is
The first term is the energy consumed by cache system in non-operative mode. All accesses enable one level one cache way. This is indicated by second term. For level one misses, the level two cache is accessed. The level two cache is accessed during level one miss. This is the third term. The proposed model requires hardware to collect the frequencies, calculate the maximum and minimum frequency, the average of two. This consumes energy given by fourth term for this cache sub-system. 
An improvement in energy consumption is observed if
be level one hit time, level two hit time, transfer time between level one and level two, miss penalty respectively in proposed set associative cache. The AMAT is given by
An improvement in AMAT is observed if
SIMULATION
The proposed model is simulated with SPEC2K benchmarks. Addresses from SPEC2K benchmarks were collected using Simplescalar Toolkit. Routines in C language were written to simulate the proposed model. The parameters for simulation are shown in Table 1 . A two level cache model is assumed for simulation. Level one cache simulates the proposed model. Level two cache is inclusive set associative cache. The average memory access time is shown in Fig. 2 . As seen from Fig. 2 the AMAT of proposed model degrades by 3.8% with traditional set associative. The energy consumption for proposed model is calculated as shown in Table 2 . The address is assumed to be 32 bits wide. Energy during nonoperation is 5J per way. Energy during operation is 10J per way. The cache size is same as for proposed model for traditional set associative cache. The energy required for additional hardware is assumed to be 5J per address. As seen from Table 2 
CONCLUSION
A set associative cache architecture enabling one way in mapped set is proposed in this paper. Mathematical model for the proposed model is developed. The proposed model is simulated with SPEC2K benchmarks. An energy saving of 49% with 3.8% increase in AMAT over traditional set associative cache is observed. The proposed model can be extended to include various measures of dispersion to map to cache way.
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